We have developed a small-volume, high-power-output inverter with a high output power density using SiC power devices. To fully utilize the advantages of SiC power devices, it is necessary to reduce the inductance of the power module. This is done by using a double-layer ceramic substrate, attaining a low inductance of 5 nH. A double pulse test was carried out up to 60 A under a DC voltage of 600 V. The low inductance greatly reduced the surge voltage and the oscillation at the switching transient. The SiC inverter unit with a volume of 250 cc was assembled using three power modules. The cooling performance of the inverter unit was evaluated at a loss equivalent to an output power of 10 kW, and it was found that the inverter unit can output 10 kW at a junction temperature (Tj) of about 200 ºC.
Introduction
We have been developing a 600V-60A 3-phase inverter with a high output power density of 40 W/cc using SiC power devices [1] . This requires a high Tj drive capability and low power device switching losses [2] [3] [4] . Low parasitic inductance is needed to attain low-loss switching because parasitic inductance causes various problems such as surge voltage and oscillations [4] . A one-phase-leg power module with low parasitic inductance has been developed to avoid such problems. This module has a compact size of 20 cc, including an air-cooled heatsink, and can operate at Tj higher than 200 ºC. This paper describes: (1) the reduction of parasitic inductance in the module and (2) the cooling performance. Figure 1 shows a photograph of a one-phase-leg SiC power module, and Fig. 2a shows the circuit configuration. Two SiC-JFETs (SXEC120R025, normally-off) and two SiC-SBDs (SDC30S120) (SemiSouth Laboratories, Inc.) are used for each arm. Capacitors were installed between gates and sources to prevent false turn-on of the JFETs [5] . A double-layer ceramic (Figs. 2b and 2c, Kyocera Co., Ltd.) is used for the substrate, consisting of three metal sheets (Cu) and two ceramic sheets (SiN). Parasitic inductance between terminals D1 and S2 during the switching transient is closely related to the area of the main current loop in the module. As shown in Fig. 2(b) , the source of the low-side JFETs is connected to the top Cu sheet S2' by Al wires. S2' is connected to the mid-layer Cu sheet via through holes, and the sheet is connected to S2 via another through hole. Therefore, the main current loop has a much smaller area than a conventional single-layer structure. At the switching transient, the main current flows as indicated by the arrows in Fig. 2c . This small current loop greatly reduces parasitic inductance through terminal D1 to S2; the inductance was
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Online: 2012-05-14 ISSN: 1662-9752, Vols. 717-720, pp 1233-1236 doi:10.4028/www.scientific.net/MSF.717-720.1233 © 2012 Trans Tech Publications Ltd, Switzerland estimated to be 4.5 nH by 3D electromagnetic simulation. The drawback about using a double-layer ceramic substrate is a potential increase in heat resistance, but the effect is negligible in a high Tj drive system with forced air cooling because the heat resistance of the heatsink accounts for most of the overall heat resistance and the contribution of the substrate resistance is very small. The ceramic substrate is directly joined to the Cu heatsink in order to reduce the size. To achieve high Tj operation exceeding 200 ºC, the materials were carefully selected.
Electrical evaluation
A double pulse test was carried out under a DC voltage of 600 V [5] . A snubber capacitor (Murata, 300 nF, 1 kV) was mounted between terminals D1 and S2. Figure 3 shows the turn-off, turn-on transient (JFET) and reverse recovery waveform (SBD) at a drain current of 60 A. The black lines of V DS in Fig. 3 are the voltage waveforms obtained with a current transformer (CT) probe and the red lines are the waveforms without the CT probe. The red lines clearly show very low surge and very small oscillation, indicating that the module has a fairly small inductance. We attempted to evaluate the parasitic inductance through terminal D1 to S2 based on the current and voltage waveforms. However, a CT probe must be used to measure the current, and the wiring must be extended to connect a CT probe. This increased the inductance and caused spurious oscillation, as indicated by the V DS black lines. Another evaluation method was therefore used in which inductance was determined only from the voltage waveform (red line), and was calculated by: where ∫∆Vdt is obtained by integrating the area of the first surge voltage waveform over the line of 600 V, as shown in the circled area in Fig. 3a , L is the synthetic inductance of the module and the snubber capacitor, and I D is the current flowing through the SiC chips. Figure 4 plots ∫∆Vdt obtained by varying I D from 20 to 60A where the slope in the ∫∆Vdt-I D relationship corresponds to the inductance L. Thus, the inductance L is estimated to be 9.3 nH. The static inductances were also measured by using an impedance analyzer. However, since the inductance of the probe causes a significant error when L is several nH, accurate measurement is difficult. Therefore, the static inductance is for reference only. Table 1 shows the inductances obtained by simulation, double pulse test and impedance analyzer. Judging from each evaluation result, the module inductance is estimated to be about 5 nH.
Thermal evaluation of the inverter
The three-phase SiC inverter unit was assembled as shown in Fig. 5 . This inverter unit was designed to attain an output power density of 40 W/cc, and its specifications were as shown in Table 2 . The body of the inverter unit consists of three power modules with heatsink, cooling fan, DC linked capacitors and the case. The inverter unit is designed so that Tj is 200 ºC when the output is 10 kW and ambient temperature is 25 ºC. The fans are chosen to make the air flow between the fins of the heatsink 2 m/s. Measured and simulated temperatures of the heatsink versus heat loss from the unit are indicated by dotted and dashed lines in Fig. 6 , respectively. The measured and simulated heat resistances are 0.91 ºC/W and 0.90 ºC/W, respectively, showing an error of less than 1%. Using the same simulator, the heat resistance between the chip and heatsink can be calculated as 0.05 ºC/W. Therefore, Tj can be estimated as the solid line in the figure, which is approximately 10 ºC higher than that of the heatsink. Based on these estimations, the heat loss will become approximately 180 W when the inverter unit output is 10 kW, yielding an efficiency of 98.2%. Therefore, the unit can output 10 kW power with Tj of 200 ºC. 
